

# iMX6 TinyRex Baseboard Lite

Variant: Production

23. 10. 2015

V1I1

RELEASED 23-OCT-2015

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11	SD CARD, BUFFERS	21	.....	31	.....
2	BLOCK DIAGRAM	12	UARTS	22	.....	32	.....
3	CONNECTORS	13	HEADERS, SPI	23	.....	33	.....
4	VIDEO INPUT	14	PWR 5V, 3V3, 2V5	24	.....	34	.....
5	HDMI INPUT	15	PWR IN, LEDS, BUTTONS, MECH	25	.....	35	.....
6	HDMI OUTPUT	16	DOC, POWER SEQUENCING	26	.....	36	.....
7	PCIE MINI	17	REVISION HISTORY	27	.....	37	.....
8	ETHERNET	18	.....	28	.....	38	.....
9	USB	19	.....	29	.....	39	.....
10	SATA, CSI	20	.....	30	.....	40	.....

## DESIGN CONSIDERATIONS

DESIGN NOTE:  
Example text for informational  
design notes.


DESIGN NOTE:  
Example text for cautionary  
design notes.

DESIGN NOTE:  
Example text for debug notes.


DESIGN NOTE:  
Example text for critical  
design notes.

LAYOUT NOTE:  
Example text for critical  
layout guidelines.

TOP VIEW




BOTTOM VIEW



(c) 2015 FEDEVEL & VOIPAC		Free for personal and commercial use.	
Title:	iMX6 TinyRex Baseboard Lite	Variant:	Production
Page Contents:	[01] - COVER PAGE.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V1I1
Date:	23. 10. 2015	Designed by:	www.fedevel.com
Sheet:	1	of:	18

# iMX6 TinyRex Baseboard Lite (Block Diagram)



<http://www.iMX6Rex.com/>

# CONNECTORS

DESIGN NOTE:  
+VIN must be provided from baseboard to the module.  
Maximum current 3.6A.

**+VIN = +2.7-5.5 VDC**  
(Output voltage from BB)

DESIGN NOTE:  
\*1 Be careful, these pins are connected to +3V0\_ALWAYS.

DESIGN NOTE:  
\*4 These pins have an internal 100k pull down resistor before RESET.




DESIGN NOTE:  
\*5 These pins use different naming in module and in baseboard schematic. Be sure you set these pins correctly according to the version of the baseboard.

DESIGN NOTE:  
\*2 This pin must not be left unconnected (See Power Sequencing Page 16).

DESIGN NOTE:  
\*5 These pins are set as output with unknown state before the reset. See Table 103 page 167 in IMX6DQAE.

DESIGN NOTE:  
Optional: If ON-OFF operation is required 3V0\_ALWAYS source is needed. Testing required.


DESIGN NOTE:  
Connector J3 is optional - signals on this connector are not required in the booting process.




LAYOUT NOTE:  
If 1.5mm standoff Board to Board connector is used, do not place any components under the module.

DESIGN NOTE:  
Mating connector default: DF40C-100DP-0.4V(51)  
<http://www.digkey.com/product-detail/en/DF40C-100DP-0.4V%2B51%29/H11614TR-ND/1969475>

DESIGN NOTE:  
Maximum current for the board to board connector is 0.3A per contact.



# HDMI Video Input



DESIGN NOTE:  
IMX6 IPU Sensor Interface Signal Mapping


Signal Name <sup>1</sup>	RGB565 8 bits 2 cycles	RGB565 <sup>2</sup> 8 bits 3 cycles	RGB666 <sup>3</sup> 8 bits 3 cycles	RGB888 8 bits 3 cycles	YCbCr <sup>4</sup> 8 bits 2 cycles	RGB565 <sup>5</sup> 16 bits 2 cycles	YCbCr <sup>6</sup> 16 bits 1 cycle	YCbCr <sup>7</sup> 16 bits 1 cycle	YCbCr <sup>8</sup> 20 bits 1 cycle		
IPUx_CSIx_DATA00	—	—	—	—	—	—	0	C[0]	C[0]		
IPUx_CSIx_DATA01	—	—	—	—	—	—	0	C[1]	C[1]		
IPUx_CSIx_DATA02	—	—	—	—	—	—	—	C[0]	C[2]		
IPUx_CSIx_DATA03	—	—	—	—	—	—	—	C[1]	C[3]		
IPUx_CSIx_DATA04	—	—	—	—	—	B[0]	C[0]	C[2]	C[4]		
IPUx_CSIx_DATA05	—	—	—	—	—	—	B[1]	C[1]	C[5]		
IPUx_CSIx_DATA06	—	—	—	—	—	—	B[2]	C[2]	C[6]		
IPUx_CSIx_DATA07	—	—	—	—	—	—	B[3]	C[3]	C[7]		
IPUx_CSIx_DATA08	—	—	—	—	—	—	B[4]	C[4]	C[8]		
IPUx_CSIx_DATA09	—	—	—	—	—	—	—	G[0]	C[5]	C[9]	
IPUx_CSIx_DATA10	—	—	—	—	—	—	—	G[1]	C[6]	0	Y[0]
IPUx_CSIx_DATA11	—	—	—	—	—	—	—	G[2]	C[7]	0	Y[1]
IPUx_CSIx_DATA12	B[0], G[3]	R[2], G[4], B[2]	R/G/B[4]	R/G/B[0]	Y/C[0]	G[3]	Y[0]	Y[0]	Y[2]		
IPUx_CSIx_DATA13	B[1], G[4]	R[3], G[5], B[3]	R/G/B[5]	R/G/B[1]	Y/C[1]	G[4]	Y[1]	Y[1]	Y[3]		
IPUx_CSIx_DATA14	B[2], G[5]	R[4], G[6], B[4]	R/G/B[6]	R/G/B[2]	Y/C[2]	G[5]	Y[2]	Y[2]	Y[4]		
IPUx_CSIx_DATA15	B[3], R[0]	R[0], G[1], B[0]	R/G/B[1]	R/G/B[3]	Y/C[3]	R[0]	Y[3]	Y[3]	Y[5]		
IPUx_CSIx_DATA16	B[4], R[1]	R[1], G[2], B[1]	R/G/B[2]	R/G/B[4]	Y/C[4]	R[1]	Y[4]	Y[4]	Y[6]		
IPUx_CSIx_DATA17	G[0], R[2]	R[2], G[3], B[2]	R/G/B[3]	R/G/B[5]	Y/C[5]	R[2]	Y[5]	Y[5]	Y[7]		
IPUx_CSIx_DATA18	G[1], R[3]	R[3], G[4], B[3]	R/G/B[4]	R/G/B[6]	Y/C[6]	R[3]	Y[6]	Y[6]	Y[8]		
IPUx_CSIx_DATA19	G[2], R[4]	R[4], G[5], B[4]	R/G/B[5]	R/G/B[7]	Y/C[7]	R[4]	Y[7]	Y[7]	Y[9]		

<sup>1</sup> IPUx\_CSIx stands for IPUx\_CSI0 or IPUx\_CSI1  
<sup>2</sup> The MSB bits are duplicated on LSB bits implementing color extension  
<sup>3</sup> The two MSB bits are duplicated on LSB bits implementing color extension  
<sup>4</sup> YCbCr: 8 bits—Supported within the BT.656 protocol (sync embedded within the data stream).  
<sup>5</sup> RGB 16 bits—Supported in two ways: (1) As a "generic data" input, with no on-the-fly processing; (2) With on-the-fly processing, but only under some restrictions on the control protocol.  
<sup>6</sup> YCbCr 16 bits—Supported as a "generic data" input, with no on-the-fly processing.  
<sup>7</sup> YCbCr 16 bits—Supported as a sub-case of the YCbCr; 20 bits, under the same conditions (BT.1120 protocol).  
<sup>8</sup> YCbCr: 20 bits, supported only within the BT.1120 protocol (syncs embedded within the data stream).

DESIGN NOTE:  
ADV7610 SDR Output Modes

OP_FORMAT_SEL[7:0]	0x0	0x0A	SDR 4:2:2 0x80	0x8A	SDR 4:4:4 0x40
Pixel Output	8-Bit SDR ITU-R BT.656 Mode 0	12-Bit SDR ITU-R BT.656 Mode 2	16-Bit SDR ITU-R BT.656 4:2:2 Mode 0	24-Bit SDR ITU-R BT.656 4:2:2 Mode 2	24-Bit SDR 4:4:4 Mode 0
P23	High-Z	Y3, Cb3, Cr3	High-Z	Y3	R7
P22	High-Z	Y2, Cb2, Cr2	High-Z	Y2	R6
P21	High-Z	Y1, Cb1, Cr1	High-Z	Y1	R5
P20	High-Z	Y0, Cb0, Cr0	High-Z	Y0	R4
P19	High-Z	High-Z	High-Z	Cb3, Cr3	R3
P18	High-Z	High-Z	High-Z	Cb2, Cr2	R2
P17	High-Z	High-Z	High-Z	Cb1, Cr1	R1
P16	High-Z	High-Z	High-Z	Cb0, Cr0	R0
P15	Y7, Cb7, Cr7	Y11, Cb11, Cr11	Y7	Y11	G7
P14	Y6, Cb6, Cr6	Y10, Cb10, Cr10	Y6	Y10	G6
P13	Y5, Cb5, Cr5	Y9, Cb9, Cr9	Y5	Y9	G5
P12	Y4, Cb4, Cr4	Y8, Cb8, Cr8	Y4	Y8	G4
P11	Y3, Cb3, Cr3	Y7, Cb7, Cr7	Y3	Y7	G3
P10	Y2, Cb2, Cr2	Y6, Cb6, Cr6	Y2	Y6	G2
P9	Y1, Cb1, Cr1	Y5, Cb5, Cr5	Y1	Y5	G1
P8	Y0, Cb0, Cr0	Y4, Cb4, Cr4	Y0	Y4	G0
P7	High-Z	High-Z	Cb7, Cr7	Cb11, Cr11	B7
P6	High-Z	High-Z	Cb6, Cr6	Cb10, Cr10	B6
P5	High-Z	High-Z	Cb5, Cr5	Cb9, Cr9	B5
P4	High-Z	High-Z	Cb4, Cr4	Cb8, Cr8	B4
P3	High-Z	High-Z	Cb3, Cr3	Cb7, Cr7	B3
P2	High-Z	High-Z	Cb2, Cr2	Cb6, Cr6	B2
P1	High-Z	High-Z	Cb1, Cr1	Cb5, Cr5	B1
P0	High-Z	High-Z	Cb0, Cr0	Cb4, Cr4	B0

# HDMI Input Connector



**FEDEVEL Academy** *voipac*


(c) 2015 FEDEVEL & VOIPAC		Free for personal and commercial use.	
Title:	iMX6 TinyRex Baseboard Lite	Variant:	Production
Page Contents:	[05] - HDMI INPUT.SchDoc	Checked by:	
Size:	DWG NO	Revision:	VIII
Date:	23. 10. 2015	Designed by:	www.fedevel.com
		Sheet:	5 of 18

# HDMI Output Connector

DESIGN NOTE:  
If TPD12S521 (a different chip) is used as HDMI output protection replace R46 0R resistor with 10k.

DESIGN NOTE:  
Be aware: I2C1 Pins connected to HDMI output does not offer an option to setup the HDMI\_DDC function.

DESIGN NOTE:  
iMX6 TinyRex Module HDMI\_OUT\_HPDI requires Push-Pull output. From CM2020 datasheet, the HOTPLUG\_DET\_IN pin specification is not clear. Schmitt buffer U3 added and after testing can be bypassed by R41.



DESIGN NOTE:  
E-DDC I2C Address 0x60  
DDC2 I2C Address 0xA1





(c) 2015 FEDEVEL & VOIPAC		Free for personal and commercial use.	
Title:	iMX6 TinyRex Baseboard Lite	Variant:	Production
Page Contents:	[06] - HDMI OUTPUT.SchDoc	Checked by:	
Size:	DWG NO	Revision:	VIII
Date:	23. 10. 2015	Designed by:	www.fedevel.com
Sheet:	6	of:	18

# PCIE MINI

## PCIe Mini Slot

## PCIe Mini +1V5 power





## PCIe Mini Card Latch

## 3D Model of PCIe Mini Card


**LAYOUT NOTE:**  
Distance between PCIe Mini connector and latch (hole to hole - the bigger ones):  
X = 50.3mm  
Y = 0.4mm

See also:  
[https://jae-connectors.com/en/pdf\\_download\\_exec.cfm?param=SJ105219.pdf](https://jae-connectors.com/en/pdf_download_exec.cfm?param=SJ105219.pdf)



# ETHERNET

## Magnetics




(c) 2015 FEDEVEL & VOIPAC		Free for personal and commercial use.	
Title:	iMX6 TinyRex Baseboard Lite	Variant:	Production
Page Contents:	[08] - ETHERNET.SchDoc	Checked by	
Size:	DWG NO	Revision:	V111
Date:	23. 10. 2015	Sheet	8 of 18




# USB


## CPU USB0 Routing




## CPU USB1 Routing




## USB Switch LEDs




## CPU USB0 to OTG




## USB0 OTG Power Switch



## USB-A Connector




## USB-A Power Switch




# SATA, CSI

## SATA




## MIPI CSI



(c) 2015 FEDEVEL & VOIPAC		Free for personal and commercial use.	
Title:	iMX6 TinyRex Baseboard Lite	Variant:	Production
Page Contents:	[10] - SATA, CSI.SchDoc	Checked by	
Size:	DWG NO	Revision:	VIII
Date:	23. 10. 2015	Designed by	www.fedevel.com
Sheet	10	of	18

# SD CARD, BUFFERS

## Micro SD Slot




### 3D Model of Micro SD Card



### Software




## RESET BUFFERS



# UARTS

## UART 1 - Debug console (+3V3)


### Buffers for CPU Input Pins



**DESIGN NOTE:**  
Buffers for UART1 are designed to isolate the CPU when the board is turned off and cable is still connected. Without an isolation plugged cable can prevent CPU from booting.


**DESIGN NOTE:**  
If isolation function is not needed, buffers can be bypassed using resistors R58-R61.

### Buffers for CPU Output Pins




**DESIGN NOTE:**  
If custom board / connector will be connector to J10, power voltage on J10-pin3 can be provided if UART level translation is desired.  
  
When voltage translation is not needed, fit diode D15 insted. If diode is fitted, do not connect any power voltage to pin J10-3 although it can be used as a power output for add-on board (max 1A).

### Serial console header




**DESIGN NOTE:**  
To pin J10-3 can be also connected to a voltage with different level. UART signals from CPU to the cable will be translated to this voltage level.

**DESIGN NOTE:**  
Serial console header is designed to be used with FTDI TTL-232R-3V3 TTL to USB Serial Converter Cable by default:  
[http://www.ftdichip.com/Support/Documents/DataSheets/Cables/DS\\_TTL-232R\\_CABLES.pdf](http://www.ftdichip.com/Support/Documents/DataSheets/Cables/DS_TTL-232R_CABLES.pdf)




## UART Header




(c) 2015 FEDEVEL & VOIPAC		Free for personal and commercial use.	
Title:	iMX6 TinyRex Baseboard Lite	Variant:	Production
Page Contents:	[12] - UARTS.SchDoc	Checked by	
Size:	DWG NO	Revision:	VIII
Date:	23. 10. 2015	Designed by	www.fedevel.com
Sheet	12	of	18

# HEADERS, SPI


## SYSTEM HEADER




## PERIPHERAL HEADER




## GPIO & PWM HEADER



## SPI NOR FLASH




## BOOT MODE SELECTION




# POWERS +5V, +3V3, +2V5


## +5V



## +3V3




## +2V5




# PWR IN, LEDS, BUTTONS, MECH

## Power Input (+3.2 to +5.3V DC)




## Power Input / Output Header



## Mechanical

### Mounting Holes




### Module Mounting Accessories




### Fiducials




### Gnd Testpoint




## PCB



## iMX6 TinyRex Module 3D Model




## Buttons



## LEDs

### Power & User LEDs




# DOC, POWER SEQUENCING

## Power Sequencing

CONTROLLED BY	NAME	LEVEL	USED BY
POK_1V8	+1V5	1.5V	PCIe Mini Card
POK_3V3	+1V8	1.8V	Video input chip
POK_2V5	+3V3 *1	3.3V	Module, Peripherals
POK_5V (J2-pin 7) -> POK_3V0 -> -> POK_1V375 -> POK_1V5 (J2-pin 5) *2	+2V5 *3	2.5V	Module
	+5V *1	5V	Module, USB, PCIE Mini Card
	+VIN *1	3.2V-5.3V	Module, Power supplies

**DESIGN NOTE:**  
 \*1 These power rails must be provided for the module  
 \*2 This signal is provided by the module  
 \*3 This power rail can be generated on the module. Testing required



## License

ORIGINAL AUTHORS: FEDEVEL & VOIPAC 2015  
 WEBSITE: <http://www.iMX6Rex.com>  
 \*\*\*\*\*

This is a human-readable summary of (and not a substitute for) the Legal Code (read full license at: <http://creativecommons.org/licenses/by/4.0/legalcode>).

You are free:

Share — copy and redistribute the material in any medium or format  
 Adapt — remix, transform, and build upon the material for any purpose, even commercially.

The licensor cannot revoke these freedoms as long as you follow the license terms.

Under the following conditions:

Attribution — You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.

No additional restrictions — You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.

Notices:

You do not have to comply with the license for elements of the material in the public domain or where your use is permitted by an applicable exception or limitation.

No warranties are given. The license may not give you all of the permissions necessary for your intended use. For example, other rights such as publicity, privacy, or moral rights may limit how you use the material.

### I2C USAGE AND ADDRESS TABLE

NAME	PERIPHERAL	ADDRESS
I2C1	HDMI Output	0x60, 0xA1
	EEPROM (on module)	0xAE/0xAF
	For general use (on header J19)	
I2C2	HDMI Input	0x60, 0xA1
	HDMI Input Chip	0xA0, 0x74
	Mini PCIe Card	
	MIPI CSI connector	
	For general use (on header J17)	
I2C3	HDMI Input Chip Control	0x98/0x9A
	For general use (on header J17)	

**FEDEVEL Academy** *voipac*

(c) 2015 FEDEVEL & VOIPAC Free for personal and commercial use.

Title:	iMX6 TinyRex Baseboard Lite	Variant:	Production
Page Contents:	[16] - DOC, POWER SEQUENCING.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	23.10.2015	Sheet	16 of 18




# REVISION HISTORY




(c) 2015 FEDEVEL & VOIPAC		Free for personal and commercial use.	
Title:	iMX6 TinyRex Baseboard Lite	Variant:	Production
Page Contents:	[17] - REVISION HISTORY.SchDoc	Checked by	
Size:	DWG NO	Revision:	VIII
Date:	23. 10. 2015	Sheet	17 of 18


Designator  
[01] - COVER PAGE.SchDoc




Designator  
[02] - BLOCK DIAGRAM.SchDoc




Designator  
[03] - CONNECTORS.SchDoc




Designator  
[04] - VIDEO INPUT.SchDoc




Designator  
[05] - HDMI INPUT.SchDoc




Designator  
[06] - HDMI OUTPUT.SchDoc




Designator  
[07] - PCIE MINI.SchDoc




Designator  
[08] - ETHERNET.SchDoc




Designator  
[09] - USB.SchDoc




Designator  
[10] - SATA, CSI.SchDoc




Designator  
[11] - SD CARD, BUFFERS.SchDoc




Designator  
[12] - UARTS.SchDoc




Designator  
[13] - HEADERS, SPI.SchDoc




Designator  
[14] - PWR 5V, 3V3, 2V5.SchDoc




Designator  
[15] - PWR IN, LEDS, BUTTONS, MECH.SchDoc



Designator  
[16] - DOC, POWER SEQUENCING.SchDoc



Designator  
[17] - REVISION HISTORY.SchDoc



# NOTES

Mark Not Fitted Components as  
**NF**

**DRAFT** - Very early stage of schematic, ignore details.

**PRELIMINARY** - Close to final schematic.

**CHECKED** - There should not be any mistakes. Tell the engineer if you find one.

**RELEASED** - A board with this schematic has been sent to production.




(c) 2015 FEDEVEL & VOIPAC		Free for personal and commercial use.	
Title:	iMX6 TinyRex Baseboard Lite	Variant:	Production
Page Contents:	iMX6 TinyRex Baseboard Lite_V111 Project.SchDoc		Checked by
Size:	DWG NO	Revision:	V111
Date:	23. 10. 2015	Designed by	www.fedevel.com
Sheet	18	of	18

# Assembly TOP of iMX6 TinyRex Baseboard Lite V111

## Production

For manual soldering  
use top side only



Production

