

# OpenRex

## Variant: Production

10. 1. 2016  
V1I1

RELEASED 10-JAN-2016

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11	CPU - JTAG, CONTROL	21	AUDIO	31	.....
2	BLOCK DIAGRAM	12	CPU - POWER	22	SD CARD, SPI, FLASH, EEPROM	32	.....
3	CPU - DDR3, DDR3 MEM	13	CPU - UNUSED	23	SENSORS, CAN, IR	33	.....
4	CPU - PCIE, USB	14	MCU	24	HEADERS, UART	34	.....
5	CPU - HDMI, LVDS	15	ETHERNET PHY	25	LEDS, BUTTONS	35	.....
6	CPU - ETHERNET, SATA	16	HDMI	26	PWR PMIC	36	.....
7	CPU - CSI, DISP	17	LVDS, CSI, LCD, TSC	27	PWR 1V375 OPT, 3V3 OPT	37	.....
8	CPU - SPI, UART	18	PCIE MINI	28	PWR IN, MECH, DOC	38	.....
9	CPU - SD, AUDIO, I2C, CAN	19	USB	29	POWER SEQUENCING	39	.....
10	CPU - GPIO, PWM, LEDES, BUTTONS	20	ETHERNET, SATA	30	REVISION HISTORY	40	.....

### DESIGN CONSIDERATIONS

DESIGN NOTE:  
Example text for informational design notes.


DESIGN NOTE:  
Example text for cautionary design notes.

DESIGN NOTE:  
Example text for debug notes.


DESIGN NOTE:  
Example text for critical design notes.

LAYOUT NOTE:  
Example text for critical layout guidelines.

TOP VIEW




BOTTOM VIEW



Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn, Google for FEDEVEL Academy"  
Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[01] - COVER PAGE.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V1I1
Date:	10. 1. 2016	Designed by:	www.fedevel.com
Sheet:	1	of:	31

# OpenRex (Block Diagram)



<http://www.iMX6Rex.com/>


Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn, Google for FEDEVEL Academy"  
 Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL FREE for personal and commercial use. See the license.

Title:	OpenRex	Variant:	Production
Page Contents:	[02] - BLOCK DIAGRAM.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevell.com
Sheet	2	of	31

# CPU - DDR3, DDR3 MEM

**DESIGN NOTE:**  
When using data bit swapping the low order bit of eachbyte must reside at bit 0 of the byte. The remaining 7 data bits can be swapped freely. This restriction is for write leveling calibration. Example D0 to D0 or D0 to D8, and D1-7 can be swapped.



**DESIGN NOTE:**  
DRAM\_SDOCKE0 no longer requires external 10k resistors to GND to minimize current drain during deep sleep mode (DSM). We keep the option to stay compatible with old CPU revisions.

**DESIGN NOTE:**  
DDR VREF voltage is generated by PMIC controller by default. To use resistor divider instead, do not fit R345 and fit R245 & R274.

**DESIGN NOTE:**  
Freescale measurement shows maximum current drawn from +1V5\_DDR by CPU and memories up to 1400mA.

**DESIGN NOTE:**  
When iMX6 Solo Processor will be used (32-bit data bus), do not fit U4 and U5.

**DESIGN NOTE:**  
8Gb DDR3 memories with second ZQ pad are supported - fit resistors R306-R309.

**DESIGN NOTE:**  
Using bit swapping for DATA bus to allow easy pcb routing. When swapping the whole bytes, remember to move the DQMx, DQSx, and DQSx\_B signals.


**DESIGN NOTE:**  
DDR3 termination max. current calculation:  
 $I_{one} = V_{tt} / R_{vt} = 0.75V / 47\Omega = 16mA$   
 $I_{vt} = I_{one} \cdot \text{number of res} = 16mA \cdot 25 = 0.4A$

Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,  
Academy - Learn Schematic & PCB Design ONLINE  
Google for FEDEVEL Academy"

**LAYOUT NOTE:**  
Maintain 50 Ohm impedance for single ended tracks.


(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[03] - CPU - DDR3, DDR3 MEM.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10.1.2016	Designed by:	www.fedevel.com
Sheet:	3	of	31

# CPU - PCIE, USB



**DESIGN NOTE:**  
Signal USB0\_CHD (open drain) is tied to low if USB charger is plugged into USB OTG connector. Software changes may be required. This feature is available after +5V and +3V0\_ALWAYS are valid.

**DESIGN NOTE:**  
+5V must be provided.  
USB\_OTG\_VBUS and USB\_H1\_VBUS are not part of the power supply sequence and may be powered at any time.




**DESIGN NOTE:**  
USB0\_ID\_low - HOST  
USB0\_ID\_high - DEVICE

Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,  
 Google for FEDEVEL Academy"  
 Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[04] - CPU - PCIE, USB.SchDoe	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedev.com
		Sheet	4 of 31

# CPU - HDMI, LVDS




## HDMI

DESIGN NOTE:  
HDMI\_CEC signal has been moved to a new pin - software change is required. After reset this pin is output low by default.

DESIGN NOTE:  
Resistors R23, R157 are used as a divider to get a correct voltage on CPU HPD pin. This divider may not be required, as it looks like the HDMI\_TX\_HPDC should be 5V tolerant, but it's not 100% clear from the documentation.  
  
HPD level:  
High: 2 - 5.3V  
Low: 0-0.8V  
  
Divider calculation:  
HDMI\_HPDC\_R level = HDMI\_HPDC level \* R157 / (R23+R157) = 3.3 \* 4k99 / (4k99+1k6) = 2.5V  
  
If the HDMI\_HPDC signal coming from the HDMI protection has 5V, you may want to use a different value of resistor R23 to achieve the correct value of the divider.  
  
If Hot plug detection is not working correctly replace R23 with 0R and do not fit R157. Testing is required.

DESIGN NOTE:  
If HDMI CPU Output is not used, then leave HDMI\_CEC\_IN unconnected and enable the internal pull-down resistor on the pin HDMI\_TX\_CEC\_LINE - pad H19.

DESIGN NOTE:  
HDMI\_DDCCEC - Analog ground reference for the Hot Plug detect signal.  
  
Place under the CPU if possible.  
  
from Design Guide: if HDMI\_DDCCEC is unused, recommended condition is: leave floating




## LVDS

Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn, Google for FEDEVEL Academy"  
Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[05] - CPU - HDMI, LVDS.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevl.com
Sheet	5	of	31


# CPU - ETHERNET, SATA

## ETHERNET



DESIGN NOTE:  
If there is a problem with RGMII Interrupt, unfix R88.

## SATA



DESIGN NOTE:  
Feedback from Freescale: For Solo & Dual Lite the SATA\_VP and SATA\_VPH pins should be powered if performing boundary scan tests.


DESIGN NOTE:  
SATA Interface is available only in Quad / Dual version of i.MX6 processor.

Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,  
 Google for FEDEVEL Academy"  
 Academy - Learn Schematic & PCB Design ONLINE


(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[06] - CPU - ETHERNET, SATA.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevell.com
Sheet	6	of	31

# CPU - CSI, DISP

## Serial Camera Interface CSI



## Parallel Camera Interface CSI1 / DISP1



**DESIGN NOTE:**  
Use VID\_IN\_CSI1\_INT2 also to detect a connected camera module. Set internal pull down resistor for VID\_IN\_CSI1\_INT2 and place an external 3k3 pull up on the camera module. When a camera module is connected, software can detect High level on VID\_IN\_CSI1\_INT2 pin.

**DESIGN NOTE:**  
Parallel camera interface CSI1 signals can be also used as DISP1 interface.

**DESIGN NOTE:**  
Be aware, after reset some CSI1 / DISP1 pins are set as outputs. Be sure before you enable a camera, these pins should be set correctly as inputs otherwise there may be a conflict between camera and CPU pins.  
Default state of CSI1/DISP1 signal after reset:  
\*0 - Output Low  
\*1 - Output High  
without mark - 100k pullup to +3V3

**DESIGN NOTE:**  
Supported CAMERA modes: 8bit RGB 565 / 666 / 888, 16bit RGB565, 8/16/20bit YCbCr. See more information about pin mapping in IMX6DQAE.pdf (Table 66. Camera Input Signal Cross Reference, Format, and Bits Per Cycle).


**DESIGN NOTE:**  
Supported DISPLAY modes: 16/18bit RGB, 8/16/20bit YCbCr. See more information about pin mapping in IMX6DQAE.pdf (Table 68. Video Signal Cross-Reference).

Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,  
Academy - Learn Schematic & PCB Design ONLINE  
Google for FEDEVEL Academy"


(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[07] - CPU - CSI, DISP.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevell.com
Sheet	7	of	31

# CPU - SPI, UART

## SPI




## UART






# CPU - SD CARD, AUDIO, I2C, CAN


## SD Card



## AUDIO



## I2C, CAN




Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,  
 Google for FEDEVEL Academy"  
 Academy - Learn Schematic & PCB Design ONLINE


(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[09] - CPU - SD, AUDIO, I2C, CAN.SchDoe	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevell.com
Sheet	9	of	31

# CPU - GPIO, PWM, LEDS, BUTTONS

## GPIO, PWM




## LEDS, BUTTONS




# CPU - JTAG, CONTROL


## CONTROL



## RESET



## JTAG



Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn, Google for FEDEVEL Academy"  
Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL FREE for personal and commercial use. See the license.

Title:	OpenRex	Variant:	Production
Page Contents:	[11] - CPU - JTAG, CONTROL.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.felevel.com
Sheet	11	of	31

DESIGN NOTE:  
Resistor R20 from CPU\_XTALI to GND is required to correct a known 24MHz slow starting issue present on some i.MX6 part. Please refer to the i.MX6 Processor Errata, issue # ERR006777 for more details.

DESIGN NOTE:  
PMIC\_STBY\_REQ\_CPU enters and exits PMIC standby:  
0->1 = enter standby  
1->0 = wake-up from standby

DESIGN NOTE:  
PMIC\_ON\_REQ:  
1 or high Z = ON  
0 = OFF

DESIGN NOTE:  
WD\_OUT configure in software first.

DESIGN NOTE:  
BOARD\_ID\_1 signal is used to detect the board. This way a generic software can identify the board and load a specific configuration.

Board ID configuration:

	ReX	TinyReX	OpenReX
- GPIO5_IO16:	1	0	1
- GPIO5_IO17:	1	1	0
- GPIO1_IO24:	1	1	1

DESIGN NOTE:  
Default boot mode: 00 (eFuses).

BOOT MODE [1:0]:  
00 Boot from fuses  
01 Serial downloader  
10 Boot from board settings  
11 Reserved

DESIGN NOTE:  
TAMPER will not be used.

DESIGN NOTE:  
Test mode only for factory use.  
From Design Guide: TEST\_MODE pull down internally - external not required

DESIGN NOTE:  
User LED can be controlled using PWM output.

DESIGN NOTE:  
Board variant pins can be used to detect a specific HW version of the i.MX6 OpenRex board.

DESIGN NOTE:  
Be careful, some pins are connected to 3.0V ALWAYS

DESIGN NOTE:  
RSTOUTn, VID\_IN\_CSH1\_RSTn and PCIE\_RSTn: ALWAYS FIT ONLY ONE OF THE OR Resistors (e.g. R51 or R70, R179 or R178, R170 or R158). Wrong configuration may prevent your board from booting. If manual reset is use, be sure you setup these pins correctly in software.

DESIGN NOTE:  
RSTOUTn is setup as a Low Output signal after reset. Software support is required.

DESIGN NOTE:  
Leave open to boot from eFuses, short to boot from USB OTG.

DESIGN NOTE:  
Unfit Link to boot from eFuses

DESIGN NOTE:  
Fit R177 and do not fit R333 when +3V3 optional source is not used.  
POK\_1V375\_OPT is designed to tie low the POK\_SYS if voltage from optional source is not valid. R351 does not depend on the resistors R177 or R333.

DESIGN NOTE:  
MR (signal POK\_SYS) pin of voltage monitor has an internal pullup resistor connected to +3V0\_ALWAYS.


DESIGN NOTE:  
If testing shows that reset controller U31 is not required, it can be bypassed with R350.

DESIGN NOTE:  
When RGMIL\_RSTn is controlled by GPIO and also by POR (D1 and R166 both fitted), setup RGMIL\_RSTn\_R as an open drain signal. If it is not used as open drain, it can prevent CPU from booting.

DESIGN NOTE:  
If RSTOUTn, VID\_IN\_CSH1\_RSTn, PCIE\_RSTn and RGMIL\_RSTn are controlled by processor GPIOs, do not forget to support them in software first. They can be connected to the POR (while disconnected them from GPIOs) to reset peripherals. Set them as an open drain by default.

BE AWARE!  
RGMIL\_RSTn\_R is HIGH after reset.

# CPU - POWER



**DESIGN NOTE:**  
The VDDARM\_CAP and VDDARM23\_CAP rails have been optimized for use with the i.MX 6 Quad and i.MX 6 DualLite processors. To achieve the lowest power mode (preventing internal leakage) when using the i.MX 6 Dual and the i.MX 6 SoloLite processors, VDDARM\_CAP should be split from VDDARM23\_CAP and the VDDARM23\_CAP pins should be connected to ground. This can be done on a single board configured for use with all four processors by placing a Zero Ohm resistor between the VDDARM\_CAP and VDDARM23\_CAP rails (in place of the straight net connection). To use the board with different processors, populate the resistor when using Quad and DualLite processors and depopulate resistor when using Dual and SoloLite processors. When using Dual and SoloLite processors, depopulate the capacitors attached to VDDARM23\_CAP pins and replace one of the capacitors with a zero Ohm resistor to short pins to ground. The configuration in this schematic will work with all four processors, but will not result in the most power optimized configuration for the i.MX 6 Dual and Solo Lite processors. (see more info in AN4397, page 7)

**DESIGN NOTE:**  
The maximum listed currents in iMX6 Datasheets are 3920mA (VDD\_ARM\_IN) and 1890mA (VDD\_SOC\_IN). However, the real Freescale measurements shows maximum currents 1625 / 1250mA (see AN4509 Dual/Quad Power Consumption Measurement, page 21)

**DESIGN NOTE:**  
The \*\_CAP signals should not be powered externally. These signals are used for internal LDO or LDO bypass operation only.

**LAYOUT NOTE:**  
It is critical that the bulk and decoupling capacitors placed on the VDDARM\_CAP, VDDARM23\_CAP, VDDSOC\_CAP and VDDPU rails are placed directly underneath the processors. Development testing has shown that proper placement of the capacitors can reduce ripple on the voltage rails by as much as 50% compared to placing capacitors outside the physical boundaries of the processor. These will result in more stable processor operations.

**DESIGN NOTE:**  
\*The maximum current drawn from VDD\_HIGH\_IN will be as shown plus any additional current drawn from the VDD\_HIGH\_CAP outputs.

**DESIGN NOTE:**  
i.MX6 power domains under-BGA decoupling (belongs to the CPU pins on page 4).

**DESIGN NOTE:**  
+NVCC\_EIM2[0] must be connected to the same voltage for Solo / Dual Lite compatibility.

**DESIGN NOTE:**  
+NVCC\_RGMII connected to 2V5 for RGMII 2V5 operation.

**DESIGN NOTE:**  
+NVCC\_ENET connected to 2V5 as we are using 2V5 PHY.


**DESIGN NOTE:**  
design guide:  
- GPANAIO must be left not connected  
- VDD\_FA and FA\_ANA should be tied to GND.

Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,  
Academy - Learn Schematic & PCB Design ONLINE"


(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[12] - CPU - POWER.Sch.Doc	Checked by:	
Size:	DWG NO	Revision:	V1111
Date:	10. 1. 2016	Designed by	www.felevel.com
Sheet	12	of	31

# CPU - UNUSED PINS


## MISC



## Parallel Camera Interface CSI0




## Serial Display Interface DSI



Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,  
 Google for FEDEVEL Academy"  
 Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[13] - CPU - UNUSED Sch.Doc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevel.com
Sheet	13	of	31

# MCU




Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,  
 Google for FEDEVEL Academy"  
 Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[14] - MCU.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevel.com
Sheet	14	of	31

# ETHERNET PHY

## ETH PHY



DESIGN NOTE:  
All RGMII signals from CPU are 2V5 level, therefore 2V5 pull ups are used.

DESIGN NOTE:  
RGMII\_INT supports Wake on LAN feature. Testing is required.

DESIGN NOTE:  
RGMII\_RSTn has to be supported by software.

DESIGN NOTE:  
If PHY KSZ9021RN is used, replace R104 by 4k99.

DESIGN NOTE:  
DVDDH connected to 2V5 for RGMII 2V5 operation

DESIGN NOTE:  
Supply voltages range for PHY chip:  
DVDDL, AVDDL, AVDDL\_PLL: min 1.14V max 1.26V  
AVDDH (3V3 operation): min 3.135V max 3.465V  
DVDDH (2V5 operation): min 2.375V max 2.625V


DESIGN NOTE:  
Current consumption of KSZ9031RN chip:

	Typical (mA)	Typical +20% (mA)
AVDDH	68	82
DVDDH	54	65
DVDDL, AVDDL	221	265

DESIGN NOTE:  
KSZ9021RN compatibility: Be aware of the 1V2 current limitation when PMIC LDO is used (250mA).


DESIGN NOTE:  
Default Ethernet strapping options:  
PHYAD2-0: PHY address 0x1  
MODE3-0: RGMII mode (10/100/1000 half/full duplex)  
CLK125\_EM: ref. clock enable  
LED\_MODE: tri-color dual mode

LAYOUT NOTE:  
Be sure you place R30 directly on the net to minimize stubs.




DESIGN NOTE:  
+1V2\_ETH power rail  
+1.2V / Required 250mA

DESIGN NOTE:  
+1V2\_ETH selection. Fit one of the resistors R352 or R353.  
By default, PMIC LDO is selected. If testing shows, that PHY requires higher current, use +1V2\_REG source output.








DESIGN NOTE:  
Bead for opportunity to connect together +1V2\_ETH and +1V375\_CORE. Beware: Fit bead FB8 only when supply +1V375\_CORE is set to +1V24 and +1V2 is disabled.

DESIGN NOTE:  
Input voltage selection for +1.2V\_REG.  
Fit only one resistor at a time.




DESIGN NOTE:  
+1.2V\_REG / max 0.6A / current limit 0.65A (Required 0.25A)



Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,  
Academy - Learn Schematic & PCB Design ONLINE"

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[15] - ETHERNET PHY.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.felevel.com
Sheet	15	of	31

# HDMI Connector



DESIGN NOTE:  
If TPD12S521 (a different chip) is used as the HDMI protection, replace R46 0R resistor with 10k.

DESIGN NOTE:  
HDMI devices are controlled via standard I2C2 interface. These CPU pins can be also setup to HDMI\_TX\_DDC function if special operation is needed. Be aware of possible collision with other devices placed on I2C2 bus.

DESIGN NOTE:  
E-DDC I2C Address 0xA0  
DDC2 I2C Address 0xA1

DESIGN NOTE:  
From CM2020 datasheet, the HOTPLUG\_DET\_IN pin specification is not clear. A schmitt buffer is added and after testing can be bypassed by R357.

Would you like to learn how to design boards like this?

**FEDEVEL** "We designed this board, so you can learn,"  
Google for FEDEVEL Academy



Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[16] - HDMI.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by:	www.fedevel.com
Sheet:	16	of:	31




# LVDS / CSI, LCD / CSI1 CONNECTORS, TOUCHSCREEN

## CSI / LVDS Routing



## CSI1 / DISP1 Connector




DESIGN NOTE:  
Be aware, after reset some CSI1 / DISP1 pins are set as output. Be sure before you enable a camera, these pins should be set correctly as inputs otherwise there may be a conflict between camera and CPU pins.

Default state of CSI1/DISP1 signal after reset:  
\*0 - Output Low  
\*1 - Output High

DESIGN NOTE:  
Contacts are located on the top side of the pins of FFC connector.

## CSI Camera / LVDS Connector

(Raspberry Pi compatible)



DESIGN NOTE:  
Before you plug in cable into connector J12, be sure, that the correct interface is selected with the optional series resistors.


DESIGN NOTE:  
CSI connector is pin compatible with Raspberry Pi camera connector.

DESIGN NOTE:  
FRC - number of colors used:  
High: 16,777,216 colors  
Low or Open: 262,144 colors

DESIGN NOTE:  
DPS - scan direction:  
High: Reverse scan  
Low or Open: Normal scan

DESIGN NOTE:  
If FRC & DPS are used (for some LVDS displays), do not fit R154 & R156 and choose the proper combination of resistors R52, R53, R54 & R191.

## Touchscreen Connector




DESIGN NOTE:  
Touchscreen is connected to MCU LPC13xx. These signals can be configured also as Analog inputs, GPIO or PWM outputs.

Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn, Google for FEDEVEL Academy"  
Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[17] - LVDS, CSI, LCD, TSC.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by:	www.fedevel.com
Sheet:	17	of	31

# PCIE MINI


## PCIE Mini Slot



**LAYOUT NOTE:**  
To lower the influence between +1V5\_PCIE and +1V5\_DDR, separate +1V5\_PCIE power plane from +1V5\_DDR power plane close to the regulator output.


**DESIGN NOTE:**  
+5V power is needed to support some PCIe card.

### Card Latch for PCIe Mini Card




**LAYOUT NOTE:**  
Distance between PCIe Mini connector and latch (hole to hole - the bigger ones):  
X = 50.3mm  
Y = 0.4mm  
See also  
[https://jae-connectors.com/en/pdf\\_download\\_exec.cfm?param=SJ105219.pdf](https://jae-connectors.com/en/pdf_download_exec.cfm?param=SJ105219.pdf)

### SIM card for PCIe Mini



### 3D Model of PCIe Mini Card



**LAYOUT NOTE:**  
This is a stand off slot. The maximum allowed component height in the PCIe Mini Card area is 2.2mm.

### 3D Model of Micro SIM Card




Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn, Google for FEDEVEL Academy"  
Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[18] - PCIE MINI.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevel.com
Sheet	18	of	31



# USB

## USB Routing Options



### USB OTG Connector





### USB0 Routing




### USB1 Routing



### USB1 to Header / MCU Routing




### USB1 Hub




**DESIGN NOTE:**  
If the whole board is powered from a battery (input voltage is lower than +5V), the bottom USB still can be used. In this case, fit FB38 instead of FB23.

### Stacked USB-A Connector



### USB Switch




Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn, Google for FEDEVEL Academy"  
 Academy - Learn Schematic & PCB Design ONLINE


(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[19] - USB_SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevel.com
Sheet	19	of	31

# ETHERNET, SATA

## RJ45 + Magnetics



## SATA




Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,  
 Google for FEDEVEL Academy"  
 Academy - Learn Schematic & PCB Design ONLINE


(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[20] - ETHERNET, SATA.SchDoc	Checked by:	
Size:	DWG NO	Revision:	VIII
Date:	10. 1. 2016	Designed by:	www.fedevel.com
Sheet:	20	of:	31

# AUDIO

DESIGN NOTE:  
External VDDD supply is required.




3.5mm 4-pole jack reference  
(TRSS standard - CTIA / AHJ)



DESIGN NOTE:  
If either VDDIO or VDDA is above 3V, the CPFILT pin must not be connected to capacitor.

DESIGN NOTE:  
Source for the audio filters is [http://www.cirrus.com/en/pubs/rdDatasheet/CDB4207\\_DB1.pdf](http://www.cirrus.com/en/pubs/rdDatasheet/CDB4207_DB1.pdf)


## Headphones



## Headphones & Mic Jack

DESIGN NOTE:  
Audio jack is designed to support CTIA / AHJ standard.

## Mic In




DESIGN NOTE:  
Alternate audio jack connector: MJ-2135  
<http://uk.famell.com/pro-signal/mj-2135/connector-rca-jack-3-5m-m-tht-4way/dp/1267377>

Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,"  
Academy - Learn Schematic & PCB Design ONLINE


(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[21] - AUDIO.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by:	www.fedevel.com
Sheet:	21	of:	31

# SD CARD, FLASH, EEPROM


## Micro SD Slot




## 3D Model of Micro SD2 Card




## Firmware




## uSD2 Activity LED




## SPI Switch




## SPI NOR FLASH




## EEPROM



## SPI Switch Bypass



## SPI3 Testpoints




Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,  
 Google for FEDEVEL Academy"  
 Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[22] - SD CARD, SPI, FLASH, EEPROM, SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevel.com
Sheet	22	of	31


# SENSORS, IR, CAN

**DESIGN NOTE:**  
An alternate +3V3 level CAN transceiver SN65HVD230DR can be used.  
In that case, the buffers are not needed. Fit R411, R412, R413 instead.  
Do not forget to change the supply voltage (fit FB43 and do not fit FB44).


## CAN Transceiver




## Temperature sensor




## Humidity sensor




## IR Receiver



## Gyroscope



## Compass + Accelerometer




Would you like to learn how to design boards like this?  
**FEDEVEL** Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[23] - SENSORS, CAN, IR.SchDoe	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevell.com
Sheet	23	of	31

# HEADERS, UART

## System Header

## Peripheral Header (Raspberry Pi Compatible)



**DESIGN NOTE:**  
Fit FB35 (and do not fit FB34) when battery is supplying the board. Check the maximum current for +5V first.

**DESIGN NOTE:**  
A 2.5" SATA hard drive can be powered up through the pin J1-1 (requires +5V voltage and approx. 550mA current). In that case, be sure FB34 is fitted.

**DESIGN NOTE:**  
To save some board cost, the strong 3V3 U36 power supply can be left unfitted. In that case, be sure that PMIC can deliver all the required current for the plugged in add-on boards. The estimated available PMIC 3V3 current is cca 200mA. The maximum current from U36 is 4A.

**DESIGN NOTE:**  
Fit FB32 (and do not fit FB31) when battery is supplying the board. Check the maximum current for +5V first.

**DESIGN NOTE:**  
I2C1 bus bypass options:  
R276 - R279 fitted, R277 & R279 fitted (default) - system I2C connected to the J1 header and MCU  
R276 & R278 fitted, R277 & R279 not fitted - system I2C connected to the J1 header, MCU is disconnected from I2C  
R276 & R278 not fitted, R277 & R279 fitted - system I2C disconnected; MCU I2C or GPIO function on the J1 header. If MCU I2C is used, fit also R290 & R291 pullups.

**DESIGN NOTE:**  
All signals on connectors J1 & J2 are pulled high by default (unless noted otherwise). Default states may be different comparing to the Raspberry Pi pull up/down default configuration.

**DESIGN NOTE:**  
\*4 Pins CANH & CANL can be used as standard GPIOs or FLEXCAN pins. Before using these functions, be sure that the CAN Transceiver is not fitted (U19, U20, U35, R246, R249, C311 & C312 NF) and signals are bypassed (R41, R117, R411, R412 fitted).


**DESIGN NOTE:**  
\*7 These signals have series 22R resistor in signal path.  
\*8 If I2S Audio (AUD5) is used through the J2 header, GPIO\_OR\_CLK can be used as the master clock.

**DESIGN NOTE:**  
Incorrect implementation of resistors R208 - R211 can setup undefined value on CPU\_CPI00 & 1. Be sure, you disable internal pullups for MCU first. Also, be aware, that the CPU\_GPIO2 pin has an internal pull down resistor enabled by default.

**DESIGN NOTE:**  
All signals on J1 and J2 connector are 3V3 level compatible (unless otherwise noted). Connecting higher voltage may damage the board.  
**Exceptions:**  
\*1 This pin may be connected to input voltage (when R239, R203 or R365 is fitted) to support input voltage monitoring  
\*2 Output of this signal can be as high as +5V  
\*3 Be careful: This pin may be connected to +3V0\_SVNV5

**DESIGN NOTE:**  
\*5 When CANL signal is bypassed and buffer U20 is fitted, this pin can be used as a 5V tolerant input.  
\*6 When CANH signal is bypassed and buffer U35 is fitted, this pin can be used as a 5V CPU output.

**DESIGN NOTE:**  
\*9 These signals can be used as an optional SPDIF digital audio interface:  
- SPDIF\_OUT: use CPU\_GPIO2  
- SPDIF\_IN: use I2C3\_SDA. In this case, do not place any other devices on the I2C3 bus.




**DESIGN NOTE:**  
If some add-on boards (compatible with short Raspberry Pi connector) require PWM Signal connected to J2-pin12, these signals can be swapped using resistors R366-R369.

## UART 1 - Debug console (+3V3)

### Buffers for CPU Input Pins


### Buffers for CPU Output Pins

### Serial console header



**DESIGN NOTE:**  
In the case, when J3 is not used for debugging, but as a standard UART interface, +3V3 power can be provided on J3 pin 3 through D30 or D38.

**DESIGN NOTE:**  
If isolation circuits are fitted, the UART signals on J3 support signal levelling defined by device connected to the J3 and voltage connected to J3 pin 3 (e.g. 3V3, 5V, ...)



**DESIGN NOTE:**  
Buffers for UART1 are designed to isolate the CPU when the board is turned off and FTDI cable is still connected. Without the isolation, leaking current from the plugged FTDI cable can prevent CPU from booting.

**DESIGN NOTE:**  
If isolation is not required, buffers can be bypassed through R60, R373, R374 and R378 resistors.

**DESIGN NOTE:**  
Serial console header is designed to be used with FTDI TTL-232R-3V3 TTL to USB Serial Converter  
Cable by default:  
[http://www.ftdichip.com/Support/Documents/DataSheets/Cables/DS\\_TTL-232R\\_CABLES.pdf](http://www.ftdichip.com/Support/Documents/DataSheets/Cables/DS_TTL-232R_CABLES.pdf)


Would you like to learn how to design boards like this?  
**FEDEVEL** Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[24] - HEADERS, UART.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.felevel.com
Sheet	24	of	31



# LEDS, BUTTONS

## User LEDS



DESIGN NOTE:  
When driving LEDs, do not set the pins as outputs. Set them as an open drain and use internal pullup to prevent conflict with MCU pins. Do the same for MCU.


DESIGN NOTE:  
i.MX6 datasheet does not show the maximum CPU output pin current. Only what is guaranteed, is a 1mA testing current mentioned in Table 22 (datasheet IMX6DQCEC.pdf).

DESIGN NOTE:  
USER\_LED\_1-4 can be controlled also by MCU.

DESIGN NOTE:  
Series resistor calculation (for forward current 1mA)  
 $R = (3.3V - V_f) / I_f = (3.3V - 1.8V) / 1mA = 1.5k \Omega$

## LEDs


### Power, CPU User LEDs



DESIGN NOTE:  
If all the powers are ok, power LED is on.


## User / Android Buttons

### Home / Wake Up Button




DESIGN NOTE:  
Home / Wake up button can be used by both: CPU and MCU.


### Back / Volume- Button



### Recent / Volume+ Button



## Reset / Power Button



DESIGN NOTE:  
Reset / Power On-Off Button function:  
- RSTINn - the button resets the CPU and peripherals (default) - Fit R140 & R348, do not fit R347 & D39  
- PWRON - the button is connected to PMIC and resets or turns on / off the whole board - Fit R347 & D39, do not fit R140 & R348

DESIGN NOTE:  
PMIC PWRON button function (based on PWRON\_CFG setting in PMIC registers)  
- PWRON\_CFG = Low (level sensitive): reset all the sources when button pressed  
- PWRON\_CFG = High (edge sensitive): button acts as a power signal for the board  
- button pressed momentarily - board turns on  
- button pressed for more than 4 seconds - boards turns off or put to sleep mode

Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn, Google for FEDEVEL Academy"  
Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[25] - LEDS, BUTTONS.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevel.com
Sheet	25	of	31

# POWER PMIC


## PMIC LDO Outputs

Firmware

FIRMWARE\_FOR\_U9

**FIRMWARE PMIC**

OpenRex PMIC 1.0



DESIGN NOTE: +3V3\_LDO power rail - VGEN5  
+3.3V / Required 0.1A  
max 0.1A (peak 0.12A)

DESIGN NOTE: +2V5 power rail - VGEN4  
+2.5V / Required 0.35A  
max 0.35A (peak 0.42A)

DESIGN NOTE: +1V8\_AUDIO power rail - VGEN3  
+1.8V / Required 0.03A  
max 0.1A (peak 0.12A)

DESIGN NOTE: +1V2\_ETH power rail - VGEN2  
+1.2V / Required 0.25A  
max 0.25A (peak 0.29A)

DESIGN NOTE: Power rail VGEN1 is used as a Power Enable signal for optional high current +1V375\_S0C source.


## PMIC Switched Outputs

DESIGN NOTE: +1V375\_CORE power rail - SW1A/B  
+1.375V / Required 2.2A  
max 2.5A (peak 3.3A)

DESIGN NOTE: +1V375\_S0C power rail - SW1C  
+1.375V / Required 1.6A  
max 1.95A (peak 1.95A)

DESIGN NOTE: If i.MX6DQP (the new PLUS version of CPU) is used, maximum current of +1V375\_S0C increases up to 3.4A. In this case, use separate power source U30 instead of SW1C (do not fit L8 and R384).

DESIGN NOTE: +3V3 power rail - SW2  
+3.3V / Required 2A  
max 2A (peak 2.1A)



DESIGN NOTE: +1V5\_DDR power rail - SW3A/B  
+1.5V / Required 2A  
max 2.5A (peak 2.7A)

DESIGN NOTE: +1V5\_DDR current calculation  
I\_DDR = cpu+memories + PCIe card  
= 1400mA + 500mA = 1900mA

DESIGN NOTE: +0V75\_DDR\_VTT power rail - SW4  
+0.75V / Required 0.4A  
max 1A (peak 1A)

DESIGN NOTE: SW4 regulator needs to be set up to VTT mode (set bit VTT to 1 in OTP\_SW4\_CONF register).

## PMIC Control


DESIGN NOTE: In Try-Before-Buy mode and OTP programming, connect RST\_BTN\_HDR to GND to prevent CPU from booting (add link between pins J1-15 to J1-16).

DESIGN NOTE: To program PMIC OTP fuses use one of these options:  
- before assembly program chip using socket board  
- connect 8.25V to TP17 and program fuses on board

DESIGN NOTE: Source of Start-up Sequence:

VDDOTPV	TBB_POR	FUSE_POR_XOR	Start-up Sequence
0	0	0	None
0	0	1	OTP fuses
0	1	x	TBBOOTP registers
1.5	x	x	Factory defined

DESIGN NOTE: WARNING! Only access to the PMIC registers when you know what you are doing. Wrong configuration can damage the board!



DESIGN NOTE: PMPF0100 Revision 1.0 through Revision 1.2 are subject to boot issues if power is removed from the board and reapplied within 2 minutes. PMPF0100 Revision 2.0 will correct this issue. For more details, see the PMPF0100 ERRATA, Issue #ER19

Be sure you always use the Revision which fixes this issue!

DESIGN NOTE: Setup fault mode for POK\_PMIC operation. Testing is required.


DESIGN NOTE: When Standby is generated by CPU / MCU do not fit R237 and fit R385, D28 & D36.

Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,  
 Academy - Learn Schematic & PCB Design ONLINE  
 Google for FEDEVEL Academy"


(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[26] - PWR PMIC.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevl.com
Sheet	26	of	31

# PWR +1V375\_SOC OPT, +3V3 OPT

## Optional +1V375\_SOC




## Optional +3V3



# PWR IN, MECHANICAL, DOC

## Power Input (+5V DC)



DESIGN NOTE:  
Input voltage (+VIN\_5V): +4.9 - 5.2V  
Required max. current 7.5A (max. 5.5A through D9)


DESIGN NOTE:  
J9 maximum current is 5A.

DESIGN NOTE:  
Power jack connector insertion switch:  
Jack plugged in - PWR\_SEL high Z  
Jack removed - PWR\_SEL connected to GND


DESIGN NOTE:  
Reference voltage (the input voltage when the board is turn off from power jack):  
 $V_{out\_off} = 5.3V$ ;  $V_{ref} = 2.495V$   
 $V_{out\_off} = V_{ref} * (1 + R292 / R296) = 2.495 * (1 + 11.8k / 10.5k) = 5.299V$

DESIGN NOTE:  
Chip U27 is a shunt regulator and is used to control the overvoltage protection.  
When the voltage on divider R292-R296 is below internal reference (+V\_INPUT is lower than 5.3V), then input voltage is connected to the system input power (+VIN\_5V).  
If +V\_INPUT is above +5.3V, transistor Q7 is turn off to protect the board.

## USB0 OTG Power Switch



DESIGN NOTE:  
Fit FB2 if USB OTG power detection is not needed or if USB connector is the only option for supply the board (e.g. min. configuration).



### USB switch control

DESIGN NOTE:  
USB OTG Switch is turned off by default. To turn it on, one of these conditions must occur:  
- power input jack is not plugged in and jumper JP1 is shortened  
- USB-A cable is plugged into USB OTG connector - USB act as a host  
- USB\_ID is tied low by software

DESIGN NOTE:  
USB Power enable / disable (jumper JP1):  
- Link fitted and Power Jack not plugged in - board can be powered through USB OTG connector (e.g. USB charger can power up the board)  
- Link removed (default) - Board can not be powered from USB OTG

DESIGN NOTE:  
Until the board is not fully configured (until BUF\_SYS\_RSTn is low), USB0\_ID will not affect USB OTG switch (will be off). The USB power switch can also be manually controlled from CPU (through USB0\_ID\_BUFF\_EN signal).

## License

OpenRex is a registered trademark of FEDEVEL.

This project is developed under Creative Commons Attribution 4.0 International license. There is one exception:

Using this project (in whole or in part) or its modifications for any commercial educational activities (e.g. paid courses, trainings, videos, ...) without express written permission of FEDEVEL is prohibited. Universities can use this project with no limitations.

Why this exception?

The income from FEDEVEL courses covers development of open source boards like this.

\*\*\*\*\*  
Creative Commons Attribution 4.0 International license  
\*\*\*\*\*

ORIGINAL AUTHOR: FEDEVEL 2016  
WEBSITE: <http://www.iMX6Rex.com>

\*\*\*\*\*  
This is a human-readable summary of (and not a substitute for) the Legal Code (read full license at: <http://creativecommons.org/licenses/by/4.0/legalcode>).

You are free:

Share — copy and redistribute the material in any medium or format  
Adapt — remix, transform, and build upon the material for any purpose, even commercially.

The licensor cannot revoke these freedoms as long as you follow the license terms.

Under the following conditions:

Attribution — You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.

No additional restrictions — You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.

Notices:


You do not have to comply with the license for elements of the material in the public domain or where your use is permitted by an applicable exception or limitation.

No warranties are given. The license may not give you all of the permissions necessary for your intended use. For example, other rights such as publicity, privacy, or moral rights may limit how you use the material.

## I2C USAGE AND ADDRESS TABLE

NAME	PERIPHERAL	ADDRESS
I2C1	PMIC control	0x08 / 0x09
	Compass + Accelerometer	0x38 / 0x39
	Gyroscope	0x40 / 0x41
	EEPROM	0xAE / 0xAF
	MCU (LPC13xx)	
	For general use (on header J1)	
I2C2	Audio	0x14 / 0x15
	HDMI	0x60, 0xA1
	Humidity sensor	0x80 / 0x81
	Temperature sensor	0x90 / 0x91
	Mini PCIe Card	
	CSI / LVDS Connector	
I2C3	DISP0 / CSI1 Connector	
	For general use (on header J2)	


## Mounting Holes




Mounting holes 7.4mm pad 3.2mm drill  
BOARD MOUNTING HOLES  
ONE IN EACH CORNER

Mounting holes 5mm pad 2mm drill  
HEATSINK MOUNTING HOLES

## PCB




## Fiducials



FIDUCIALS 4x TOP

FIDUCIALS 4x BOTTOM

## Gnd Testpoint



Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn, Google for FEDEVEL Academy"  
Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[28] - PWR IN, MECH, DOC.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevel.com
Sheet	28	of	31

# POWER SEQUENCING

FROM	OTHER POWERS	LEVEL	USED BY
VGEN5	+3V3_LDO	3.3V	MCU (optional)
PMIC	+DDR_VREF	0.75V	ref. for DDR memories (from +1V5_DDR)
CPU	+1V2_VDD_ARM_CAP	0.950 - 1.25V	core caps, CPU
CPU	+1V1_VDDSOC_CAP	1.175 - 1.25V	core caps, CPU-sata, CPU-pcie, CPU-hdmi
CPU	+VDDPU	1.175 - 1.25V	core caps




→ TIME

Would you like to learn how to design boards like this?  
**FEDEVEL** "We designed this board, so you can learn,  
 Google for FEDEVEL Academy"  
 Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[29] - POWER SEQUENCING.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V111
Date:	10. 1. 2016	Designed by	www.fedevel.com
Sheet	29	of	31

# REVISION HISTORY

Would you like to learn how to design boards like this?



(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	[30] - REVISION HISTORY.SchDoc	Checked by	
Size:	DWG NO	Revision:	VIII
Date:	10. 1. 2016	Designed by	www.fedevel.com
Sheet	30	of	31

Designator  
[01] - COVER PAGE.SchDoc

Designator  
[02] - BLOCK DIAGRAM.SchDoc

Designator  
[03] - CPU - DDR3, DDR3 MEM.SchDoc

Designator  
[04] - CPU - PCIE, USB.SchDoc

Designator  
[05] - CPU - HDMI, LVDS.SchDoc

Designator  
[06] - CPU - ETHERNET, SATA.SchDoc

Designator  
[07] - CPU - CSI, DISP.SchDoc

Designator  
[08] - CPU - SPI, UART.SchDoc

Designator  
[09] - CPU - SD, AUDIO, I2C, CAN.SchDoc

Designator  
[10] - CPU - GPIO, PWM, LEDS, BUTTONS.SchDoc

Designator  
[11] - CPU - JTAG, CONTROL.SchDoc

Designator  
[12] - CPU - POWER.SchDoc

Designator  
[13] - CPU - UNUSED.SchDoc

Designator  
[14] - MCU.SchDoc

Designator  
[15] - ETHERNET PHY.SchDoc

Designator  
[16] - HDMI.SchDoc

Designator  
[17] - LVDS, CSI, LCD, TSC.SchDoc

Designator  
[18] - PCIE MINI.SchDoc

Designator  
[19] - USB.SchDoc

Designator  
[20] - ETHERNET, SATA.SchDoc

Designator  
[21] - AUDIO.SchDoc

Designator  
[22] - SD CARD, SPI, FLASH, EEPROM.SchDoc

Designator  
[23] - SENSORS, CAN, IR.SchDoc

Designator  
[24] - HEADERS, UART.SchDoc

Designator  
[25] - LEDS, BUTTONS.SchDoc

Designator  
[26] - PWR PMIC.SchDoc

Designator  
[27] - PWR 1V375 OPT, 3V3 OPT.SchDoc

Designator  
[28] - PWR IN, MECH, DOC.SchDoc

Designator  
[29] - POWER SEQUENCING.SchDoc

Designator  
[30] - REVISION HISTORY.SchDoc

# NOTES

Mark Not Fitted Components as  
**NF**

**DRAFT** - Very early stage of schematic, ignore details.

**PRELIMINARY** - Close to final schematic.

**CHECKED** - There should not be any mistakes. Tell the engineer if you find one.

**RELEASED** - A board with this schematic has been sent to production.

Would you like to learn how to design boards like this?


**FEDEVEL** *"We designed this board, so you can learn,  
Google for FEDEVEL Academy"*  
Academy - Learn Schematic & PCB Design ONLINE

(c) 2016 FEDEVEL		FREE for personal and commercial use. See the license.	
Title:	OpenRex	Variant:	Production
Page Contents:	OpenRex_V1111 Project.SchDoc	Checked by:	
Size:	DWG NO	Revision:	V1111
Date:	10. 1. 2016	Designed by:	www.fedevel.com
Sheet	31	of	31





# Assembly BOTTOM of OpenRex U111 Production



FITTING OPTION 1

FIT 2X 0402

FITTING OPTION 2

FIT 2X 0402

FITTING OPTION 3

FIT 2X 0805

**IMPORTANT:**  
PLACE J2 PLASTIC  
SIDE ON THE BOTTOM

